






– eve	SPE – Dual-Issues Rules SPU has two pipelines: - even (pipeline 0) & odd (pipeline 1)						
Instruction Class	Description	Latency (clock cycles)	Pipeline				
LS	Load and store	6	Odd				
HB	Branch hints	15	Odd				
BR	Branch resolution	4	Odd				
СН	Channel interface, special-purpose registers	6	Odd				
SP	Single-precision floating-point	6	Even				
DP	Double-precision floating-point	13	Even				
FI	Floating-point integer	7	Even				
SH	Shuffle	4	Odd				
FX	Simple fixed-point	2	Even				
WS	Word rotate and shift	4	Even				
BO	Byte operations	4	Even				
NOP	No operation (execute)	-	Even				
LNOP	No operation (load)	-	Odd				

















































6


SPE ISA


• 204 instructions, 11 classes.


Туре	Number
Memory Load and Store	16
Constant Formation	6
Integer and Logical Operations	59
Shift and Rotate	31
Compare, Branch, and Halt	40
Hint-for-Branch	3
Floating-Point	28
Control	8
SPU Channel	3
SPU Interrupt Facility	7
Synchronization and Ordering	3
1 7	
A6938 University of Central I	Iorida














Control Instructions						
 nop (ever lnop (odd Dual issue the first address the sect address 	pipeline)		rd			
CDA6938	Inst_Ev en Inst_O dd Inst_Ev en University of Central Florida	lnop Inst_Ev en Inst_O dd Inst_Ev en	40			

