



IBM Systems & Technology Group
Cell/Quasar Ecosystem & Solutions Enablement

SPU Dynamic Profiling

Cell Programming Workshop
Cell/Quasar Ecosystem & Solutions Enablement

Course Objectives

- To familiarize with the SPU dynamic profiling capability provided by the IBM full system simulator

Trademarks - Cell Broadband Engine and Cell Broadband Engine Architecture are trademarks of Sony Computer Entertainment, Inc.

Course Agenda

- SPU performance model
- SPU pipeline statistics
- SPE visualizer
- Local Store stats

SPU Dynamic Performance Profile Checkpoints

```
#include "profile.h"

                                C header to enable profiling
prof_clear();    // clear performance info
prof_start();   // start recording performance info

< something interesting >

prof_stop();    // stop recording performance info
```

Generates

SPU0: CP31, 83 (82), 4565

SPU # *Checkpoint #* *Instruction counter*
Total (excl. no-op) *Cycle counter*

SPU Performance Model

- **Referred to in the simulator as “pipeline mode”**
- **Models salient SPU microarchitectural behavior**
 - In-order issue
 - No register renaming
 - Software-controlled branch hints (no HW predict)
 - LS arbitration rules
 - Destructive ILB prefetch load
 - Instruction run-out

SPU Instruction Mappings by Class

<i>Inst Class</i>	<i>Exec Pipe</i>	<i>Exec Cycles</i>	<i>Issue Stall Cycles</i>	<i>Instruction Types</i>
BR	odd (1)	4	0	Branch
FP6	even (0)	6	0	Single precision floating point
FP7	even (0)	7	0	Integer multiply, integer/float conversion, interpolate
FPD	even (0)	7	6	Double precision floating point
FX2	even (0)	2	0	Load immediate, logical operations, integer add/subtract, sign extend, count leading zeros, select bits, carry/borrow generate
FX3	even (0)	4	0	Element rotate/shift
FXB	even (0)	4	0	Special byte operations
LNOP	odd (1)	0	0	No-op
LS	odd (1)	6	0	Loads/stores, branch hints
NOP	even (0)	0	0	No-op
SHUF	odd (1)	4	0	Shuffle bytes, quadword rotate/shift, estimate, gather, form select mask, generate insertion control
SPR	odd (1)	6	0	Channel operations, move to/from SPR

Obtaining SPU Pipeline Statistics

■ Via TCL Commands

- `$sim spu n stats print`
- `array set s [$sim spu n stats export]`
- `$sim spu n display statistics ...`

■ Via GUI Controls

The screenshot shows a GUI window titled "mysim" with a tree view of system components. The "SPUStats" folder is selected, and a sub-window titled "mysim/SPE7: Statistics" is open, displaying the following data:

```

SPU DDS: 0
***
Total cycle count          5028495
Total instruction count    111202
Total CPI                  45.22
***
Performance cycle count   264593
Performance instruction count 110666 (110641)
Performance CPI           2.39 (2.39)
***
Branch instructions       6156
Branch taken              6144
Branch not taken         12
Hint instructions         6
Hint hit                  6138
Contention at LS between Load/Store and Prefetch 6144

Single cycle              73753 ( 27.9%)
Dual cycle                18444 (  7.0%)
Nop cycle                 0 (  0.0%)
Stall due to branch miss  324 (  0.1%)
Stall due to prefetch miss 0 (  0.0%)
Stall due to dependency   172050 (65.0%)
Stall due to fp resource conflict 0 (  0.0%)
Stall due to waiting for hint target 18 (  0.0%)
Issue stalls due to pipe hazards 0 (  0.0%)
Channel stall cycle       0 (  0.0%)
SPU Initialization cycle  0 (  0.0%)
-----
Total cycle                264589 (100.0%)

Stall cycles due to dependency on each pipelines
FX2  6150 (  2.6% of all dependency stalls)
SMUF 36976 (21.4% of all dependency stalls)
FX3  0 (  0.0% of all dependency stalls)
LS   36864 (21.4% of all dependency stalls)
ER   0 (  0.0% of all dependency stalls)
SPR  0 (  0.0% of all dependency stalls)
LNOP 0 (  0.0% of all dependency stalls)
NOP  0 (  0.0% of all dependency stalls)
FXE  0 (  0.0% of all dependency stalls)
FPE  92160 (53.6% of all dependency stalls)
FP7  0 (  0.0% of all dependency stalls)
FPD  0 (  0.0% of all dependency stalls)

The number of used registers are 15, the used ratio is 11.72
Dumped pipeline stats
  
```

SPU Stats Summary: `mysim spu n stats print`

```

SPU DD3.0
***
Total Cycle count          22082564
Total Instruction count    2583628
Total CPI                   8.55
***
Performance Cycle count    6153081
Performance Instruction count 2573522 (2572961)
Performance CPI            2.39 (2.39)

Branch instructions        143160
Branch taken               142880
Branch not taken          280

Hint instructions          140
Hint hit                   142740

Contention at LS between Load/Store and Prefetch 142880

Single cycle                1715121 ( 27.9%)
Dual cycle                  428920 (  7.0%)
Nop cycle                   0 (  0.0%)
Stall due to branch miss    7560 (  0.1%)
Stall due to prefetch miss  0 (  0.0%)
Stall due to dependency     4001060 ( 65.0%)
Stall due to fp resource conflict 0 (  0.0%)
Stall due to waiting for hint target 420 (  0.0%)
Issue stalls due to pipe hazards 0 (  0.0%)
Channel stall cycle         0 (  0.0%)
SPU Initialization cycle    0 (  0.0%)
-----
Total cycle                  6153081 (100.0%)

Stall cycles due to dependency on each pipelines
FX2      143020 (  3.6% of all dependency stalls)
SHUF     857560 ( 21.4% of all dependency stalls)
FX3       0 (  0.0% of all dependency stalls)
LS       857280 ( 21.4% of all dependency stalls)
BR        0 (  0.0% of all dependency stalls)
SPR       0 (  0.0% of all dependency stalls)
LNOP      0 (  0.0% of all dependency stalls)
NOP       0 (  0.0% of all dependency stalls)
FXB       0 (  0.0% of all dependency stalls)
FP6     2143200 ( 53.6% of all dependency stalls)
FP7       0 (  0.0% of all dependency stalls)
FPD       0 (  0.0% of all dependency stalls)

The number of used registers are 15, the used ratio is 11.72

```

Stats totaled for entire execution of SPU, unaffected by `prof_CP*()`

Stats totaled in regions bracketed by `prof_CP30()` and `prof_CP31()`


```

mysim/SPE7: Statistics
SPU DD3.0
***
Total Cycle count          478434
Total Instruction count    133990
Total CPI                   3.57
***
Performance Cycle count   378304
Performance Instruction count 131456 (131264)
Performance CPI           2.88 (2.88)

Branch Instructions       16384
Branch taken              16320
Branch not taken          64

Hint instructions         64
Pipeline flushes         64
SP operations (MADDs=2)   0
DP operations (MADDs=2)   65536

Contention at LS between Load/Store and Prefetch 16384

Single cycle              98368 ( 26.0%)
Dual cycle                16448 (  4.3%)
Nop cycle                 0 (  0.0%)
Stall due to branch miss  1152 (  0.3%)
Stall due to prefetch miss 0 (  0.0%)
Stall due to dependency   163904 (43.3%)
Stall due to fp resource conflict 0 (  0.0%)
Stall due to waiting for hint target 128 (  0.0%)
Issue stalls due to pipe hazards 98304 (26.0%)
Channel stall cycle       0 (  0.0%)
SPU Initialization cycle  0 (  0.0%)
-----
Total cycle                378304 (100.0%)

Stall cycles due to dependency on each instruction class
FX2  64 (  0.0% of all dependency stalls)
SHUF  0 (  0.0% of all dependency stalls)
FX3  0 (  0.0% of all dependency stalls)
LS   65536 (40.0% of all dependency stalls)
BR    0 (  0.0% of all dependency stalls)
SPR   0 (  0.0% of all dependency stalls)
LNOP  0 (  0.0% of all dependency stalls)
NOP   0 (  0.0% of all dependency stalls)
FXE   0 (  0.0% of all dependency stalls)
FP6   0 (  0.0% of all dependency stalls)
FP7   0 (  0.0% of all dependency stalls)
FPD  98304 (60.0% of all dependency stalls)

The number of used registers are 8, the used ratio is 5.25

Instruction Class          Insts Issued    Insts Exec    Exec Cycles    Cycles/Inst
-----
FX2 (EVEN): Logical and integer arithmetic      49344          49344          82304           1.67
SHUF (ODD): Shuffle, quad rotate/shift, mask         0              0              0              0.00
FX3 (EVEN): Element rotate/shift                  0              0              0              0.00
LS (ODD): Load/store, hint                       49152          49216          163968           3.33
BR (ODD): Branch                                 16384          16384          65536            4.00
SPR (ODD): Channel and SPR moves                  192              0              640              0.00
LNOP (ODD): NOP                                   64              128              0              0.00
NOP (EVEN): NOP                                   0              0              0              0.00
FXE (EVEN): Special byte ops                      0              0              0              0.00
FP6 (EVEN): SP floating point                     0              0              0              0.00
FP7 (EVEN): Integer mult, float conversion         0              0              0              0.00
FPD (EVEN): DP floating point                    16384          16384          114688           7.00

dumped pipeline stats
    
```

New in SDK 3.0

Pipeline stats

Cycle and Instruction Counts

```

SPU DD3.0
***
Total Cycle count          22082564
Total Instruction count    2583628
Total CPI                  8.55
***
Performance Cycle count   6153081
Performance Instruction count 2573522 (2572961)
Performance CPI           2.39 (2.39)

Branch instructions       143160
Branch taken              142880
Branch not taken         280

Hint instructions         140
Hint hit                  142740

Contention at LS between Load/Store and Prefetch 142880
    
```

Total Cycle Count: Total SPU run cycles

Total Instruction Count: Total SPU instructions executed

Performance Cycle Count: Total cycles within prof_CP30/31 brackets

Performance NOP Count: Total NOP instructions executed within prof_CP30/31 brackets

Performance Instruction Count: Total instructions executed within prof_CP30/31 brackets

Branch and Hint Stats

```

SPU DD3.0
***
Total Cycle count          22082564
Total Instruction count    2583628
Total CPI                  8.55
***
Performance Cycle count   6153081
Performance Instruction count 2573522 (2572961)
Performance CPI           2.39 (2.39)

Branch instructions       143160
Branch taken              142880
Branch not taken         280

Hint instructions         140
Hint hit                  142740

Contention at LS between Load/Store and Prefetch 142880
    
```

Branch Instructions: Total branch-type instructions executed (excl. stop, sync's, ired)

Branch Taken: Total "satisfied" branches (regardless of PC address change)

Branch Not Taken: (Branch instructions – Branch Taken)

Hint Instructions: Count of HBR-type instructions executed (excl. hbrp)

Hint Hits: Count of executed instructions which were loaded from the hint target prefetch buffer

LS Contention: Count of cycles in which LS arbitration prevented instruction prefetch in favor of register load/store operations

Efficiency Stats

Single cycle	1715121 (27.9%)
Dual cycle	428920 (7.0%)
Nop cycle	0 (0.0%)
Stall due to branch miss	7560 (0.1%)
Stall due to prefetch miss	0 (0.0%)
Stall due to dependency	4001060 (65.0%)
Stall due to fp resource conflict	0 (0.0%)
Stall due to waiting for hint target	420 (0.0%)
Issue stalls due to pipe hazards	0 (0.0%)
Channel stall cycle	0 (0.0%)
SPU Initialization cycle	0 (0.0%)

Total cycle	6153081 (100.0%)
Stall cycles due to dependency on each pipelines	
FX2	143020 (3.6% of all dependency stalls)
SHUF	857560 (21.4% of all dependency stalls)
FX3	0 (0.0% of all dependency stalls)
LS	857280 (21.4% of all dependency stalls)
BR	0 (0.0% of all dependency stalls)
SPR	0 (0.0% of all dependency stalls)
LNOP	0 (0.0% of all dependency stalls)
NOP	0 (0.0% of all dependency stalls)
FXB	0 (0.0% of all dependency stalls)
FP6	2143200 (53.6% of all dependency stalls)
FP7	0 (0.0% of all dependency stalls)
FPD	0 (0.0% of all dependency stalls)

The number of used registers are 15, the used ratio is 11.72

Single Cycle: Cycles in which only 1 non-NOP instruction was executed

Dual Cycle: Cycles in which 2 non-NOP instructions were executed

NOP Cycle: Cycles in which only NOP instructions were executed

Branch Miss Stalls: Cycles in which branch mispredict prevented any instruction from executing

Prefetch Miss Stalls: Cycles in which instruction run-out occurred

Dependency Stalls: Cycles in which source/target operand dependencies prevented any instruction from being issued

FP Resource Stalls: Cycles in which shared use of FPU stages prevented any instruction from being issued (e.g. FXB, FP6, FP7, FPD)

Dependency Statistics

Single cycle	1715121 (27.9%)
Dual cycle	428920 (7.0%)
Nop cycle	0 (0.0%)
Stall due to branch miss	7560 (0.1%)
Stall due to prefetch miss	0 (0.0%)
Stall due to dependency	4001060 (65.0%)
Stall due to fp resource conflict	0 (0.0%)
Stall due to waiting for hint target	420 (0.0%)
Issue stalls due to pipe hazards	0 (0.0%)
Channel stall cycle	0 (0.0%)
SPU Initialization cycle	0 (0.0%)

Total cycle	6153081 (100.0%)

Stall cycles due to dependency on each pipelines	
FX2	143020 (3.6% of all dependency stalls)
SHUF	857560 (21.4% of all dependency stalls)
FX3	0 (0.0% of all dependency stalls)
LS	857280 (21.4% of all dependency stalls)
BR	0 (0.0% of all dependency stalls)
SPR	0 (0.0% of all dependency stalls)
LNOP	0 (0.0% of all dependency stalls)
NOP	0 (0.0% of all dependency stalls)
FXB	0 (0.0% of all dependency stalls)
FP6	2143200 (53.6% of all dependency stalls)
FP7	0 (0.0% of all dependency stalls)
FPD	0 (0.0% of all dependency stalls)

The number of used registers are 15, the used ratio is 11.72

Hint Target Stall: Cycles for which target load delay for a hinted branch prevented instruction fetch

Pipe Hazard Stall: Cycles for which pipeline scheduling hazards prevented instruction issue

Channel Stall: Cycles for which the pipeline was stalled waiting on channel operations to complete

Init Cycles: Cycles elapsed in SPU pipeline initialization sequence

Dependency Breakdown: Operand dependency stall cycles by instruction class

Register Utilization: Number of SPU registers read or written

Instruction Histogram: `mysim spu n display statistics hist`

```
mnemonic
-----+-----
  lnop      281
  hbra      140
   a     142880
  and       141
  ai     428640
  brz     143020
  stqx    285760
  lqa     142880
  br       140
 fsmbi     140
  lqx     571520
 rotqby    142880
  nop       140
  il       280
  ila      140
  cgti     140
   fm     142880
  ceq     142880
 shufb    142880
  fma     285760
```

Branch History: `mysim spu n display statistics branch`

Hint: Number of executed hint instructions referencing this branch

Hit: Count of executed instructions which were loaded from the hint target prefetch buffer for this branch

Branch histories	INST	ADDRESS:	count	taken	not_taken	hint	hit
	brsl	0x00014:	1	1	0	0	0
	brnz	0x0017c:	15	14	1	1	14
	brnz	0x001c4:	1	0	1	0	0
	brnz	0x0026c:	1	0	1	0	0
	bi	0x00274:	1	1	0	0	0
	br	0x003c4:	142881	142741	140	141	142741
	sync	0x004e0:	1	0	1	0	0
	bi	0x004ec:	1	1	0	0	0
	brnz	0x0004c:	28	27	1	0	0
	stop	0x00090:	1	0	1	0	0
	br	0x0009c:	32	32	0	0	0
	bi	0x3fe14:	1	1	0	0	0
	brnz	0x000d4:	1	1	0	0	0
	brsl	0x000fc:	1	1	0	0	0
	brz	0x00364:	140	0	140	0	0
	br	0x003cc:	140	140	0	0	0
Total			143246	142960	286	142	142755

Hint History: `mysim spu n display statistics hint`

ADDRESS: LS address of hint instruction

br_addr: LS address of hinted branch

tgt_addr: LS address of branch target

count: Number of times hint instruction was executed



hit: Count of executed instructions which were loaded from the hint target prefetch buffer for this hint

Hint histories	INST	ADDRESS:	br_addr	tgt_addr	count	hit
-----	hbra	0x0011c:	0x0017c	0x00140	1	14
	hbra	0x00374:	0x003c4	0x004e0	1	1
	hbra	0x0036c:	0x003c4	0x00380	140	142740
-----	Total				142	142755


Register Utilization: `mysim spu n display statistics reguse`

Register use:	READS(%tot)	WRITES(%tot)	R+W(%tot)
2:	1000300(14.00)	857420(12.00)	1857720(26.00)
3:	428640(6.00)	428640(6.00)	857280(12.00)
4:	142880(2.00)	142880(2.00)	285760(4.00)
5:	142880(2.00)	142880(2.00)	285760(4.00)
6:	142880(2.00)	142880(2.00)	285760(4.00)
7:	857280(12.00)	143020(2.00)	1000300(14.00)
8:	428640(6.00)	143020(2.00)	571660(8.00)
9:	143020(2.00)	0(0.00)	143020(2.00)
10:	285760(4.00)	143020(2.00)	428780(6.00)
12:	428640(6.00)	0(0.00)	428640(6.00)
13:	142880(2.00)	140(0.00)	143020(2.00)
14:	285760(4.00)	0(0.00)	285760(4.00)
16:	285760(4.00)	0(0.00)	285760(4.00)
17:	285760(4.00)	0(0.00)	285760(4.00)
31:	282(0.00)	141(0.00)	423(0.01)
TOTAL use:	5001362(69.99)	2144041(30.01)	7145403

Event Log Sample



SPE Visualizer Detail Display



Summary:
Cycle/Inst counts,
SP/DP FLOP

DMA Op Counts:
Gets, Puts,
Translation Faults,
Atomic get/put

Fetch Group:
Mispredict,
Hint/Prefetch/Chan
nel stalls, Flush
count

Issue Group:
Issue count,
Oper/Hazard stalls,
DP/SP block, SBI
contention


Control Panel:
Pause/Resume,
Focal BE/SPU,
Scroll/Compress
mode, Sampling
delta

General Exec:
NOP, Load/Store,
Branch counts

Integer Exec: 2
and 3 cycle FX, Bit
op, Shuffle counts

Float Exec: 6 and
7 cycle SP, DP
counts

SPU Visualizer Summary Display



Summary: DMA Put/Get, Cycle/Inst counts, Chan stalls, SP/DP FLOP

SPE Detail Shortcut

SPE Visualizer Controls



- Via TCL Commands

- `mysim pviz run/stop`
- `mysim pviz set spu n`
- `mysim pviz set delta x`
- `mysim pviz set scroll/compress`


- Via “apu_callthru.h”

- `MamboPVIZRun ()`
- `MamboPVIZStop ()`
- `MamboPVIZSetDelta (x)`

- Via GUI Controls



Enabling SPU Pipe Trace



Pipe Trace Output

```

1: CYCLE: 605035779, SPU-7 CYCLE: 14373254 (Inst: 683872)
2: mispred 0 -> 003a8
3: hint 003c4->00380*
4: pre-fetch ----- 2-00480 1-00400 pre-fetch ls -----
5: ilbh1 = 00380, ilbh2 = 003c0
6: ilb11 X 00000, ilb12 X 00000, ilb21 X 00000, ilb22 X 00000
7: pred = 00380 (8)
8: g = 0x00380 a $5,$8,$16          = 0x00384 lqx $3,$7,$12
9: h = 0x003c0 ai $7,$7,16          = 0x003c4 brz $6,.-68
10: i = 0x003b8 fma $2,$2,$4,$3      = 0x003bc stqx $2,$7,$12
11: j = 0x003b0 shufb $2,$2,$2,$13   = 0x003b4 fm $2,$17,$2
12: * X 0x00000 stop                 = 0x003ac rotqby $2,$2,$5      (-1) ( 2)
13: k X 0x00000 stop                 R 0x00000 stop                (-1) (-1)
14: l X 0x00000 stop                 R 0x00000 stop                (-1) (-1)
15: m X 0x00000 stop                 R 0x00000 stop                (-1) (-1)
16: n X 0x00000 stop                 = 0x003a8 lqx $3,$7,$12      (-1) ( 3)
17: o = 0x003a0 ai $8,$8,4           = 0x003a4 lqa $4,39200       (128) ( 4)
18: p X 0x00000 stop                 = 0x0039c lqx $2,$8,$16      (-1) (128)
19: q X 0x00000 stop                 = 0x00398 stqx $3,$7,$14    (-1) (128)
20: r R 0x00000 stop                 X 0x00000 stop                (-1) (-1)
21: s R 0x00000 stop                 X 0x00000 stop                (-1) (-1)
22: t R 0x00000 stop                 X 0x00000 stop                (-1) (-1)
23: u R 0x00000 stop                 X 0x00000 stop                (-1) (-1)
24: v R 0x00000 stop                 X 0x00000 stop                (-1) (-1)
25: CYCLE: 605035780, SPU-7 CYCLE: 14373255 (Inst: 683873)
26: mispred 0 -> 003ac
27: hint 003c4->00380*
28: pre-f
29: ilbh1
30: ilb11
31: pred = 00380 (8)
32: g = 0x00380 a $5,$8,$16          = 0x00384 lqx $3,$7,$12
33: h = 0x003c0 ai $7,$7,16          = 0x003c4 brz $6,.-68
34: i = 0x003b8 fma $2,$2,$4,$3      = 0x003bc stqx $2,$7,$12
35: j = 0x003b0 shufb $2,$2,$2,$13   = 0x003b4 fm $2,$17,$2
36: * R 0x00000 stop                 X 0x00000 stop                (-1) (-1)
37: k X 0x00000 stop                 = 0x003ac rotqby $2,$2,$5    (-1) ( 2)

```

<http://www-128.ibm.com/developerworks/power/library/pa-cellspu/>

Local Store Stats

- mysim
 - PEE0.0
 - PEE0.1
 - SPE0
 - SPE1
 - SPE2
 - SPE3
 - SPE4
 - SPE5
 - SPE6
 - SPE7
 - SPUTrack
 - SPUCore
 - MFC
 - MFC_XLate
 - SPEChannel
 - LS_Stats
 - TVU
 - SPUMemory
 - SPUStats
 - Model.pipeline
 - Load-Exec
 - Load-Elf-App
 - Load-Elf-Kernel
 - MemoryMap
 - SystemMemory

Running Stalled Halted

mysim/SPE7: Local Store Stats

CBE:0 SPE:7 Local Store

Graph Data Point Details:

LSADDR	0x00380	(min=	0,	Max=	262080)
FETCH	9144384	(min=	0,	Max=	9144384)
LOAD	0	(min=	0,	Max=	2310416)
STORE	0	(min=	0,	Max=	9216)
DMA_IN	128	(min=	64,	Max=	9152)
DMA_OUT	0	(min=	0,	Max=	8960)

Helpful Hints:

X-Axis spans the entire SPU local store address range

Graph Details:

- 1) The detail sections below the graph contain more details of a single data point in the graph
- 2) The yellow line on the graph highlights the single data point that is being studied
- 3) Hold down shift key while moving mouse over the graph (near the x-axis) to move the Yellow-Line

Zooming In/Out:

- 1) Click (mouse-button-1) on graph, drag, and release to zoom in on a region on the graph
- 2) Right-click (mouse-button-3) on graph to zoom back out

SPU Local Store Contents:

```

00000380 : 18040405 : **** : a $5, $8, $16
00000384 : 38830383 : 8*** : lqx $3, $7, $12
00000388 : 1c00450a : **P : ai $10, $10, 1
0000038c : 38838382 : 8*** : lqx $2, $7, $14
00000390 : 78028486 : x*** : ceq $5, $3, $10
00000394 : 20544182 : *dr* : fma $3, $3, $17, $2
00000398 : 28838383 : (***) : stqx $3, $7, $14
0000039c : 38840402 : 8*** : lqx $2, $8, $16
000003a0 : 1c010408 : **** : ai $8, $8, 4
000003a4 : 30932404 : 0* $* : lqa $4, $9, 200
000003a8 : 38830383 : 8*** : lqx $3, $7, $12
000003ac : 38814102 : ,*R* : rotqby $2, $2, $5
000003b0 : 8040810d : *@** : shufb $2, $2, $2, $13
000003b4 : 58c08882 : x*** : fm $2, $17, $2
000003b8 : 80410103 : *R** : fma $2, $2, $4, $3
000003bc : 28830382 : (***) : stqx $2, $7, $12
                    
```

Start Addr: Length:

Special Notices -- Trademarks

This document was developed for IBM offerings in the United States as of the date of publication. IBM may not make these offerings available in other countries, and the information is subject to change without notice. Consult your local IBM business contact for information on the IBM offerings available in your area. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

Information in this document concerning non-IBM products was obtained from the suppliers of these products or other public sources. Questions on the capabilities of non-IBM products should be addressed to the suppliers of those products.

IBM may have patents or pending patent applications covering subject matter in this document. The furnishing of this document does not give you any license to these patents. Send license inquires, in writing, to IBM Director of Licensing, IBM Corporation, New Castle Drive, Armonk, NY 10504-1785 USA.

All statements regarding IBM future direction and intent are subject to change or withdrawal without notice, and represent goals and objectives only.

The information contained in this document has not been submitted to any formal IBM test and is provided "AS IS" with no warranties or guarantees either expressed or implied.

All examples cited or described in this document are presented as illustrations of the manner in which some IBM products can be used and the results that may be achieved. Actual environmental costs and performance characteristics will vary depending on individual client configurations and conditions.

IBM Global Financing offerings are provided through IBM Credit Corporation in the United States and other IBM subsidiaries and divisions worldwide to qualified commercial and government clients. Rates are based on a client's credit rating, financing terms, offering type, equipment type and options, and may vary by country. Other restrictions may apply. Rates and offerings are subject to change, extension or withdrawal without notice.

IBM is not responsible for printing errors in this document that result in pricing or information inaccuracies.

All prices shown are IBM's United States suggested list prices and are subject to change without notice; reseller prices may vary.

IBM hardware products are manufactured from new parts, or new and serviceable used parts. Regardless, our warranty terms apply.

Many of the features described in this document are operating system dependent and may not be available on Linux. For more information, please check: http://www.ibm.com/systems/p/software/whitepapers/linux_overview.html

Any performance data contained in this document was determined in a controlled environment. Actual results may vary significantly and are dependent on many factors including system hardware configuration and software design and configuration. Some measurements quoted in this document may have been made on development-level systems. There is no guarantee these measurements will be the same on generally-available systems. Some measurements quoted in this document may have been estimated through extrapolation. Users of this document should verify the applicable data for their specific environment.

Revised January 19, 2006

Special Notices (Cont.) -- Trademarks

The following terms are trademarks of International Business Machines Corporation in the United States and/or other countries: alphaWorks, BladeCenter, Blue Gene, ClusterProven, developerWorks, e business(logo), e(logo)business, e(logo)server, IBM, IBM(logo), ibm.com, IBM Business Partner (logo), IntelliStation, MediaStreamer, Micro Channel, NUMA-Q, PartnerWorld, PowerPC, PowerPC(logo), pSeries, TotalStorage, xSeries; Advanced Micro-Partitioning, eServer, Micro-Partitioning, NUMACenter, On Demand Business logo, OpenPower, POWER, Power Architecture, Power Everywhere, Power Family, Power PC, PowerPC Architecture, POWER5, POWER5+, POWER6, POWER6+, Redbooks, System p, System p5, System Storage, VideoCharger, Virtualization Engine.

A full list of U.S. trademarks owned by IBM may be found at: <http://www.ibm.com/legal/copytrade.shtml>.

Cell Broadband Engine and Cell Broadband Engine Architecture are trademarks of Sony Computer Entertainment, Inc. in the United States, other countries, or both.

Rambus is a registered trademark of Rambus, Inc.

XDR and FlexIO are trademarks of Rambus, Inc.

UNIX is a registered trademark in the United States, other countries or both.

Linux is a trademark of Linus Torvalds in the United States, other countries or both.

Fedora is a trademark of Redhat, Inc.

Microsoft, Windows, Windows NT and the Windows logo are trademarks of Microsoft Corporation in the United States, other countries or both.

Intel, Intel Xeon, Itanium and Pentium are trademarks or registered trademarks of Intel Corporation in the United States and/or other countries.

AMD Opteron is a trademark of Advanced Micro Devices, Inc.

Java and all Java-based trademarks and logos are trademarks of Sun Microsystems, Inc. in the United States and/or other countries.

TPC-C and TPC-H are trademarks of the Transaction Performance Processing Council (TPPC).

SPECint, SPECfp, SPECjbb, SPECweb, SPECjAppServer, SPEC OMP, SPECviewperf, SPECcapc, SPECchpc, SPECjvm, SPECmail, SPECimap and SPECsfs are trademarks of the Standard Performance Evaluation Corp (SPEC).

AltiVec is a trademark of Freescale Semiconductor, Inc.

PCI-X and PCI Express are registered trademarks of PCI SIG.

InfiniBand™ is a trademark the InfiniBand® Trade Association

Other company, product and service names may be trademarks or service marks of others.

Revised July 23, 2006

Special Notices - Copyrights

(c) Copyright International Business Machines Corporation 2005.
All Rights Reserved. Printed in the United States September 2005.

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

IBM	IBM Logo	Power Architecture
-----	----------	--------------------

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Microelectronics Division
1580 Route 52, Bldg. 504
Hopewell Junction, NY 12533-6351

The IBM home page is <http://www.ibm.com>
The IBM Microelectronics Division home page is
<http://www.chips.ibm.com>