

IBM Systems & Technology Group Cell/Quasar Ecosystem & Solutions Enablement

# **Developing Code for Cell – DMA & Mailboxes**

Cell Programming Workshop Cell/Quasar Ecosystem Solutions Enablement

3/2/2008



# Class Objectives – Things you will learn

- How MFC commands are used to access main storage and maintain synchronization with other processors and devices in the system
- DMA transfer and how to initiate a DMA transfer from an SPE
- Double buffering and multi-buffering DMA transfers
- Mailboxes for communications messaging

**Trademarks** - Cell Broadband Engine and Cell Broadband Engine Architecture are trademarks of Sony Computer Entertainment, Inc.

## **Class Agenda**

- MFC Commands
- DMA Commands
- DMA-Command Tag Groups
- DMA Transfers
- DMA To/From Another SPE
- DMA Command Status
- DMA Transfers Example
- Mailboxes
- Reading and Writing Mailboxes
- SPU Write Outbound Mailboxes
- SPU Read Inbound Mailbox
- PPE Mailbox Queue PPE Calls, SPU Calls
- SPU Mailbox Queue PPE Calls, SPU Calls

## Cell's Primary Communication Mechanisms

- DMA transfers, mailbox messages, and signal-notification
- All three are implemented and controlled by the SPE's MFC



| Mechanism           | Description  |
|---------------------|--|
| DMA transfers       | Used to move data and instructions between main storage and an LS. SPEs rely on<br>asynchronous DMA transfers to hide memory latency and transfer overhead by moving<br>information in parallel with SPU computation.                                |
| Mailboxes           | Used for control communication between an SPE and the PPE or other devices. Mailboxes hold 32-bit messages. Each SPE has two mailboxes for sending messages and one mailbox for receiving messages.  |
| Signal notification | Used for control communication from the PPE or other devices. Signal notification (also called <i>signaling</i> ) uses 32-bit registers that can be configured for one-sender-to-one-receiver signalling or many-senders-to-one-receiver signalling. |

### **MFC Commands**

- Main mechanism for SPUs to
  - access main storage (DMA commands)
  - maintain synchronization with other processors and devices in the system (Synchronization commands)
- Can be issued either SPU via its MFC by PPE or other device, as follows:
  - Code running on the SPU issues an MFC command by executing a series of writes and/or reads using channel instructions - read channel (rdch), write channel (wrch), and read channel count (rchcnt).
  - Code running on the PPE or other devices issues an MFC command by performing a series of stores and/or loads to memory-mapped I/O (MMIO) registers in the MFC
- MFC commands are queued in one of two independent MFC command queues:
  - MFC SPU Command Queue For channel-initiated commands by the associated SPU
  - MFC Proxy Command Queue For MMIO-initiated commands by the PPE or other device

#### Sequences for Issuing MFC Commands

✓All operations on a given channel are unidirectional (they can be only read or write operations for a given channel, not bidirectional)

 Accesses to channel-interface resources through MMIO addresses do not stall

✓ Channel operations are done in program order

Channel read operations to reserved channels return '0's

 Channel write operations to reserved channels have no effect

✓ Reading of channel counts on reserved channels returns '0'

✓ Channel instructions use the 32-bit preferred slot in a 128-bit transfer





## **DMA** Overview

## **DMA Commands**

- MFC commands that transfer data are referred to as DMA commands
- Transfer direction for DMA commands referenced from the SPE
  - Into an SPE (from main storage to local store)  $\rightarrow$  get
  - Out of an SPE (from local store to main storage)  $\rightarrow$  put

#### IBM

### **DMA Commands**



For details see: SPU C/C++ Language Extensions

### DMA Get and Put Command (SPU)

- DMA get from main memory into local store
  - (void) mfc\_get( volatile void \*ls, uint64\_t ea, uint32\_t size, uint32\_t tag, uint32\_t tid, uint32\_t rid)
- DMA put into main memory from local store

(void) mfc\_put(volatile void \*ls, uint64\_t ea, uint32\_t size, uint32\_t tag, uint32\_t tid, uint32\_t rid)

- To ensure order of DMA request execution:
  - mfc\_putf : fenced (all commands executed before within the same tag group must finish first, later ones could be before)
  - mfc\_putb : barrier (the barrier command and all commands issued thereafter are not executed until all previously issued commands in the same tag group have been performed)

### **DMA-Command Tag Groups**

- 5-bit DMA Tag for all DMA commands (except getllar, putllc, and putlluc)
- Tag can be used to
  - determine status for entire group or command
  - check or wait on the completion of all queued commands in one or more tag groups
- Tagging is optional but can be useful when using barriers to control the ordering of MFC commands within a single command queue.
- Synchronization of DMA commands within a tag group: fence and barrier
  - Execution of a fenced command option is delayed until all previously issued commands within the same tag group have been performed.
  - Execution of a barrier command option and all subsequent commands is delayed until all previously issued commands in the same tag group have been performed.

### IBM

## **Barriers and Fences**



## **DMA Characteristics**

#### DMA transfers

- transfer sizes can be 1, 2, 4, 8, and n\*16 bytes (n integer)
- maximum is 16KB per DMA transfer
- 128B alignment is preferable

#### DMA command queues per SPU

- 16-element queue for SPU-initiated requests
- 8-element queue for PPE-initiated requests
- > SPU-initiated DMA is always preferable

#### DMA tags

- each DMA command is tagged with a 5-bit identifier
- same identifier can be used for multiple commands
- tags used for polling status or waiting on completion of DMA commands

#### DMA lists

- a single DMA command can cause execution of a list of transfer requests (in LS)
- lists implement scatter-gather functions
- a list can contain up to 2K transfer requests



# PPE – SPE DMA Transfer

## Transfer from PPE (Main Memory) to SPE

#### DMA get from main memory

mfc\_get(lsaddr,ea,size,tag\_id,tid,rid);

- Isaddr = target address in SPU local store for fetched data (SPU local address)
- ea = effective address from which data is fetched (global address)
- size = transfer size in bytes
- tag\_id = tag-group identifier
- tid = transfer-class id
- rid = replacement-class id
- Also available via "composite intrinsic":

spu\_mfcdma64(lsaddr, eahi, ealow, size, tag\_id, cmd);

# DMA Command Status (SPE)

- DMA read and write commands are non-blocking
- Tags, tag groups, and tag masks used for:
  - checking status of DMA commands
  - waiting for completion of DMA commands
- Each DMA command has a 5-bit tag
  - commands with same tag value form a "tag group"
- Tag mask is used to identify tag groups for status checks
  - tag mask is a 32-bit word
  - each bit in the tag mask corresponds to a specific tag id:

tag\_mask = (1 << tag\_id)</pre>

# IBM

# DMA Tag Status (SPE)

Set tag mask

unsigned int tag\_mask;

mfc\_write\_tag\_mask(tag\_mask);

tag mask remains set until changed

#### Fetch tag status

unsigned int result;

result = mfc\_read\_tag\_status(); /\* or mfc\_stat\_tag\_status(); \*/

- tag status is logically ANDed with current tag mask
- tag status bit of '1' indicates that no DMA requests tagged with the specific tag id (corresponding to the status bit location) are still either in progress or in the DMA queue

# Waiting for DMA Completion (SPE)

#### Wait for any tagged DMA:

mfc\_read\_tag\_status\_any():

- wait until **any** of the specified tagged DMA commands is completed
- Wait for all tagged DMA:

mfc\_read\_tag\_status\_all():

- wait until **all** of the specified tagged DMA commands are completed

Specified tagged DMA commands = command specified by current tag mask setting

## DMA Example: Read into Local Store



### IBM

## DMA Example: Write to Main Memory





# SPE – SPE DMA Transfer

## SPE – SPE DMA

- Address in the other SPE's local store is represented as a 32-bit effective address (global address)
- SPE issuing the DMA command needs a pointer to the other SPE's local store as a 32bit effective address (global address)
- PPE code can obtain effective address of an SPE's local store:

```
#include <libspe.h>
speid_t speid;
void *spe_ls_addr;
```

. .

22

```
spe_ls_addr = spe_get_ls(speid);
```

Effective address of an SPE's local store can then be made available to other SPEs (e.g. via DMA or mailbox)



# Tips to Achieve Peak Bandwidth for DMAs

- The performance of a DMA data transfer is best when the source and destination addresses have the same quadword offsets within a PPE cache line.
- Quadword-offset-aligned data transfers generate full cache-line bus requests for every unrolling, except possibly the first and last unrolling.
- Transfers that start or end in the middle of a cache line transfer a partial cache line (less than 8 quadwords) in the first or last bus request, respectively.



# **Mailboxes Overview**

### **Uses of Mailboxes**

- To communicate messages up to 32 bits in length, such as buffer completion flags or program status
  - e.g., When the SPE places computational results in main storage via DMA. After requesting the DMA transfer, the SPE waits for the DMA transfer to complete and then writes to an outbound mailbox to notify the PPE that its computation is complete
- Can be used for any short-data transfer purpose, such as sending of storage addresses, function parameters, command parameters, and state-machine parameters
- Can also be used for communication between an SPE and other SPEs, processors, or devices
  - Privileged software needs to allow one SPE to access the mailbox register in another SPE by mapping the target SPE's problem-state area into the EA space of the source SPE. If software does not allow this, then only atomic operations and signal notifications are available for SPE-to-SPE communication.

### **Mailboxes - Characteristics**

#### Each MFC provides three mailbox queues of 32 bit each:

- 1. PPE ("SPU write outbound") mailbox queue
  - SPE writes, PPE reads
  - 1 deep
  - SPE stalls writing to full mailbox

#### 2. PPE ("SPU write outbound") interrupt mailbox queue

 like PPE mailbox queue, but an interrupt is posted to the PPE when the mailbox is written

#### 3. SPU ("SPU read inbound") mailbox queue

- PPE writes, SPE reads
- 4 deep

26

can be overwritten

#### Each mailbox entry is a fullword





#### Channels

- SPE (outgoing)
  - write the 32-bit message value to either its two outbound mailbox channels

#### SPE (incoming)

- reads a message in the inbound mailbox
- PPE and other devices (incoming)
  - read message in outbound mailbox by reading the MMIO register in the SPE's MFC
- PPE and other devices (outgoing)
  - send by writing the associated MMIO register
- For interrupts associated with the SPU Write Outbound Interrupt Mailbox,
  - no ordering of the interrupt and previously issued MFC commands

#### **MMIO Registers**

### Mailboxes API – libspe1.x

PPU (libspe.h)

SPU (spu\_mfcio.h)

|  |                                | _   |
|--|--------------------------------|---|
| dataflow   | MFC                            |   |
| <pre>spe_stat_out_mbox(speid) spe_read_out_mbox(speid)</pre> | PPE mbox<br>out_mbox           | spu_stat_out_mbox<br>spu_write_out_mbox           |
| dataflow   |                                |   |
| spe_stat_out_intr_mbox(speid)<br>spe_get_event<br>dataflow   | PPE intr mbox<br>out_intr_mbox | spu_stat_out_intr_mbox<br>spu_write_out_intr_mbox |
| <pre>spe_stat_in_mbox(speid) spe_write_in_mbox(speid)</pre>  | SPE mbox<br>in_mbox            | spu_stat_in_mbox<br>spu_read_in_mbox              |

3/2/2008

#### Mailboxes API – libspe2 (See more from libspe2 documents)

PPU (libspe2.h)

SPU (spu\_mfcio.h)

| dataflow  | MFC                     |   |
|---|-------------------------|---|
| <pre>spe_out_mbox_status(<speid>) spe_out_mbox_read(<speid>, &amp;<data></data></speid></speid></pre> | )) PPE mbox<br>out_mbox | spu_stat_out_mbox<br>spu_write_out_mbox           |
| <pre>dataflow spe_out_intr_mbox_status(<speid>) spe_get_event</speid></pre>                           | PPE intr mbox           | spu_stat_out_intr_mbox<br>spu_write_out_intr_mbox |
| dataflow  | out_intr_mbox           |   |
| <pre>spe_in_mbox_status(<speid>) spe_in_mbox_write(<speid>,<data>)</data></speid></speid></pre>       | SPE mbox<br>in_mbox     | spu_stat_in_mbox<br>spu_read_in_mbox              |



### SPU Write Outbound Mailboxes

### **SPU Write Outbound Mailbox**

- The value written to the SPU Write Outbound Mailbox channel SPU\_WrOutMbox is entered into the outbound mailbox in the MFC if the mailbox has capacity to accept the value.
- If the mailbox can accept the value, the channel count for SPU\_WrOutMbox is decremented by '1'.
- If the outbound mailbox is **full**, the channel count will read as '0'.
- If SPE software writes a value to SPU\_WrOutMbox when the channel count is '0', the SPU will stall on the write.
- The SPU remains stalled until the PPE or other device reads a message from the outbound mailbox by reading the MMIO address of the mailbox.
- When the mailbox is read through the MMIO address, the channel count is incremented by '1'.

### IBM

## SPU Write Outbound Interrupt Mailbox

- The value written to the SPU Write Outbound Interrupt Mailbox channel (SPU\_WrOutIntrMbox) is entered into the outbound interrupt mailbox if the mailbox has capacity to accept the value.
- If the mailbox can accept the message, the channel count for SPU\_WrOutIntrMbox is decremented by '1', and an interrupt is raised in the PPE or other device, depending on interrupt enabling and routing.
- There is no ordering of the interrupt and previously issued MFC commands.
- If the outbound interrupt mailbox is **full**, the channel count will read as '0'.
- If SPE software writes a value to SPU\_WrOutIntrMbox when the channel count is '0', the SPU will stall on the write.
- The SPU remains stalled until the PPE or other device reads a mailbox message from the outbound interrupt mailbox by reading the MMIO address of the mailbox.
- When this is done, the channel count is **incremented** by '1'.

#### Waiting to Write SPU Write Outbound Mailbox Data

- To avoid SPU stall, SPU can use the read-channel-count instruction on the SPU Write Outbound Mailbox channel to determine if the queue is empty before writing to the channel.
- If the read-channel-count instruction returns '0', the SPU Write Outbound Mailbox Queue is full.
- If the read channel-count instruction returns a non-zero value, the value indicates the number of free entries in the SPU Write Outbound Mailbox Queue.
- When the queue has free entries, the SPU can write to this channel without stalling the SPU.

#### Polling SPU Write Outbound Mailbox or SPU Write Outbound Interrupt Mailbox.

```
/* To write the value 1 to the SPU Write Outbound Interrupt Mailbox instead

* of the SPU Write Outbound Mailbox, simply replace SPU_WrOutMbox

* with SPU_WrOutIntrMbox in the following example.*/

unsigned int mb_value;

do {

/* Do other useful work while waiting.*/

} while (!spu_readchcnt(SPU_WrOutMbox)); // 0 → full, so something useful

spu_writech(SPU_WrOutMbox, mb_value);
```



### Polling for or Block on an SPU Write Outbound Mailbox Available Event

```
#define MBOX_AVAILABLE_EVENT 0x0000080
unsigned int event_status;
unsigned int mb_value;
spu_writech(SPU_WrEventMask, MBOX_AVAILABLE_EVENT);
do {
    /*
    * Do other useful work while waiting.
    */
    } while (!spu_readchcnt(SPU_RdEventStat));
event_status = spu_readch(SPU_RdEventStat); /* read status */
    spu_writech(SPU_WrEventAck, MBOX_AVAILABLE_EVENT); /* acknowledge event */
    spu_writech(SPU_WrOutMbox, mb_value); /* send mailbox message */
```

• NOTES: To block, instead of poll, simply delete the do-loop above.

# IBM

### PPU reads SPU Outbound Mailboxes

- PPU must check Mailbox Status Register first
  - check that unread data is available in the SPU Outbound Mailbox or SPU
     Outbound Interrupt Mailbox
  - otherwise, stale or undefined data may be returned
- To determine that unread data is available
  - PPE reads the Mailbox Status register
  - extracts the count value from the SPU\_Out\_Mbox\_Count field
- count is

- non-zero  $\rightarrow$  at least one unread value is present
- zero  $\rightarrow$  PPE should not read but poll the Mailbox Status register



## SPU Read Inbound Mailbox



# SPU Read Inbound Mailbox Channel

- Mailbox is FIFO queue
  - If the SPU Read Inbound Mailbox channel (SPU\_RdInMbox) has a message, the value read from the mailbox is the oldest message written to the mailbox.
- Mailbox Status (empty: channel count =0)
  - If the inbound mailbox is empty, the SPU\_RdInMbox channel count will read as '0'.
- SPU stalls on reading empty mailbox
  - If SPE software reads from SPU\_RdInMbox when the channel count is '0', the SPU will stall on the read. The SPU remains stalled until the PPE or other device writes a message to the mailbox by writing to the MMIO address of the mailbox.
- When the mailbox is written through the MMIO address, the channel count is incremented by '1'.
- When the mailbox is read by the SPU, the channel count is decremented by '1'.



# SPU Read Inbound Mailbox Characteristics

- The SPU Read Inbound Mailbox can be overrun by a PPE in which case, mailbox message data will be lost.
- A PPE writing to the SPU Read Inbound Mailbox will not stall when this mailbox is full.

## **PPE Access to Mailboxes**

- PPE can derive "addresses" of mailboxes from spe thread id
- First, create SPU thread, e.g.:

speid\_t spe\_id; spe\_id = spe\_create\_thread(0,spu\_load\_image,NULL,NULL,-1,0);

- spe\_id has type speid\_t (normally an int)
- PPE mailbox calls use spe\_id to identify desired SPE's mailbox
- Functions are in libspe.a



# Read: PPE Mailbox Queue – PPE Calls (libspe.h)

- "SPU outbound" mailbox
- Check mailbox status:

unsigned int count;

count = spe\_stat\_out\_mbox(spe\_id);

- count =  $0 \rightarrow$  no data in the mailbox
- otherwise, count = number of incoming 32-bit words in the mailbox

#### Get mailbox data:

unsigned int data;

data = spe\_read\_out\_inbox(spe\_id);

- data contains next 32-bit word from mailbox
- routine is non-blocking
- routine returns MFC\_ERROR (0xFFFFFFF) if no data in mailbox



# Write: PPE Mailbox Queues – SPU Calls (spu\_mfcio.h)

#### • "SPU outbound" mailbox

#### Check mailbox status:

- unsigned int count;
- count = spu\_stat\_out\_mbox();
- count = 0 → mailbox is full
- otherwise, count = number of available 32-bit entries in the mailbox

#### Put mailbox data:

- unsigned int data;
- spu\_write\_out\_mbox(data);
- data written to mailbox
- routine blocks if mailbox contains unread data

## PPE Interrupting Mailbox Queue – PPE Calls

#### "SPU outbound" interrupting mailbox

Check mailbox status:

unsigned int count;

count = spe\_stat\_out\_intr\_mbox(spe\_id);

- count =  $0 \rightarrow$  no data in the mailbox
- otherwise, count = number of incoming 32-bit words in the mailbox

#### Get mailbox data:

- interrupting mailbox is a privileged register
- user PPE applications read mailbox data via spe\_get\_event

## PPE Interrupting Mailbox Queues – SPU Calls

- "SPU outbound" interrupting mailbox
- Put mailbox data:

unsigned int data;

- spe\_write\_out\_intr\_mbox(data);
- data written to interrupting mailbox
- routine blocks if mailbox contains unread data
- defined in spu\_mfcio.h



# Write: SPU Mailbox Queue – PPE Calls (libspe.h)

#### "SPU inbound" mailbox

#### Check mailbox status:

unsigned int count;

count = spe\_stat\_in\_mbox(spe\_id);

- count = 0 → mailbox is full
- otherwise, count = number of available 32-bit entries in the mailbox

#### Put mailbox data:

unsigned int data, result;

result = spe\_write\_in\_mbox(spe\_id,data);

- data written to next 32-bit word in mailbox
- mailbox can overflow
- routine returns 0xFFFFFFFF on failure

## Read: SPU Mailbox Queue – SPU Calls (spu\_mfcio.h)

- "SPU inbound" mailbox
- Check mailbox status:

unsigned int count; count = spu\_stat\_in\_mbox();

- count =  $0 \rightarrow$  no data in the mailbox
- otherwise, count = number of incoming 32-bit words in the mailbox

#### Get mailbox data:

unsigned int data;

- data = spu\_read\_in\_mbox();
- data contains next 32-bit word from mailbox
- routine blocks if no data in mailbox



## Mailbox Channels and their Associated MMIO Registers

| #          |  | Channel Interface |              |          |     | MMIO Register Interface |                        |                   |              |     |                 |
|------------|--|-------------------|--------------|----------|-----|-------------------------|------------------------|-------------------|--------------|-----|-----------------|
| SPE Channe | Name   | Mnemonic          | Max. Entries | Blocking | R/W | Width<br>(bits)         | Offset<br>From<br>Base | Mnemonic          | Max. Entries | R/W | Width<br>(bits) |
| 28         | SPU Write Outbound<br>Mailbox                        | SPU_WrOutMbox     | 1            | yes      | W   | 32                      | X'04004'               | SPU_Out_Mbox      | 1            | R   | 32              |
| 29         | SPU Read Inbound Mailbox                             | SPU_RdInMbox      | 4            | yes      | R   | 32                      | X'0400C'               | SPU_In_Mbox       | 4            | W   | 32              |
| 30         | SPU Write Outbound<br>Interrupt Mailbox <sup>1</sup> | SPU_WrOutIntrMbox | 1            | yes      | w   | 32                      | X'04000'               | SPU_Out_Intr_Mbox | 1            | R   | 64              |
| —          | SPU Mailbox Status                                   | —                 | —            | —        | —   | —                       | X'04014'               | SPU_Mbox_Stat     | 1            | R   | 32              |

1. Access to this MMIO register is available only to privileged PPE software.

#### Functions of Mailbox Channels (SPU)

| Channel Interface | SPU Read or<br>Write | Functions  |
|-------------------|----------------------|--|
| SPU_WrOutMbox     | W                    | Writes message data to the outbound mailbox.           |
| SPU_RdInMbox      | R                    | Returns the next message data from the inbound mailbox |
| SPU_WrOutIntrMbox | W                    | Writes message data to the outbound interrupt mailbox. |

# Functions of Mailbox MMIO Registers (PPU)

| MMIO Register                  | PPE Read or<br>Write | Functions   |
|--------------------------------|----------------------|---|
| SPU_Out_Mbox                   | R                    | Returns the message data from the corresponding SPU outbound mailbox.           |
| SPU_In_Mbox                    | W                    | Writes message data to the SPU inbound mailbox.                                 |
| SPU_Out_Intr_Mbox <sup>1</sup> | R                    | Returns the message data from the corresponding SPU outbound interrupt mailbox. |
| SPU_Mbox_Stat                  | R                    | Returns the number of available mailbox entries.                                |

1. Access to the SPU\_Out\_Intr\_Mbox MMIO register is available only to privileged PPE software.



# **BACKUP - Reference APIs**



# **MFC Command Suffixes**

|           | Suffix | Description   |
|-----------|--------|---|
| Start SPU | s      | Starts the execution of the SPU at the current location indicated by the SPU Next Program Counter<br>Register after the data has been transferred into or out of the local store.   |
| Fenced    | f      | Tag-specific fence. Commands with a tag-specific fence are locally ordered with respect to all previ-<br>ously-issued commands within the same tag group and command queue.   |
| Barrier   | b      | Tag-specific barrier. Commands with a tag-specific barrier are locally ordered with respect to all previ-<br>ously-issued commands within the same tag group and command queue and all subsequently-issued<br>commands to the same command queue with the same tag. |
| List      | Ι      | List command. Executes a list of DMA transfer elements located in local store. The maximum number<br>of elements is 2,048, and each element describes a transfer of up to 16 KB.  |

# MFC DMA Commands

| Mnemonic     | Supported By <sup>1</sup> | Description   |  |  |
|--------------|---------------------------|---|--|--|
| Put Commands |                           |   |  |  |
| put          | PPE, SPE                  | Moves data from local store to the effective address.   |  |  |
| puts         | PPE                       | Moves data from local store to the effective address and starts the SPU after the<br>DMA operation completes.   |  |  |
| putf         | PPE, SPE                  | Moves data from local store to the effective address with fence (this command is<br>locally ordered with respect to all previously issued commands within the same tag<br>group and command queue).   |  |  |
| putb         | PPE, SPE                  | Moves data from local store to the effective address with barrier (this command<br>and all subsequent commands with the same tag ID as this command are locally<br>ordered with respect to all previously issued commands within the same tag group<br>and command queue).  |  |  |
| putfs        | PPE                       | Moves data from local store to the effective address with fence (this command is<br>locally ordered with respect to all previously issued commands within the same tag<br>group and command queue) and starts the SPU after the DMA operation com-<br>pletes.   |  |  |
| putbs        | PPE                       | Moves data from local store to the effective address with barrier (this command<br>and all subsequent commands with the same tag ID as this command are locally<br>ordered with respect to all previously issued commands within the same tag group<br>and command queue) and starts the SPU after the DMA operation completes. |  |  |
| puti         | SPE                       | Moves data from local store to the effective address using an MFC list.   |  |  |
| putlf        | SPE                       | Moves data from local store to the effective address using an MFC list with fence (this command is locally ordered with respect to all previously issued commands within the same tag group and command queue).   |  |  |
| putib        | SPE                       | Moves data from local store to the effective address using an MFC list with barrier (this command and all subsequent commands with the same tag ID as this command are locally ordered with respect to all previously issued commands within the same tag group and command queue).   |  |  |

### IBM

# MFC DMA Commands (Cont'd)

| Get Commands |          |  |
|--------------|----------|--|
| get          | PPE, SPE | Moves data from the effective address to local store.  |
| gets         | PPE      | Moves data from the effective address to local store, and starts the SPU after the<br>DMA operation completes.   |
| getf         | PPE, SPE | Moves data from the effective address to local store with fence (this command is<br>locally ordered with respect to all previously issued commands within the same tag<br>group and command queue).  |
| getb         | PPE, SPE | Moves data from the effective address to local store with barrier (this command<br>and all subsequent commands with the same tag ID as this command are locally<br>ordered with respect to all previously issued commands within the same tag group<br>and command queue).   |
| getfs        | PPE      | Moves data from the effective address to local store with fence (this command is<br>locally ordered with respect to all previously issued commands within the same tag<br>group), and starts the SPU after the DMA operation completes.  |
| getbs        | PPE      | Moves data from the effective address to local store with barrier (this command<br>and all subsequent commands with the same tag ID as this command are locally<br>ordered with respect to all previously issued commands within the same tag group<br>and command queue), and starts the SPU after the DMA operation completes. |
| getl         | SPE      | Moves data from the effective address to local store using an MFC list.  |
| getlf        | SPE      | Moves data from the effective address to local store using an MFC list with fence (this command is locally ordered with respect to all previously issued commands within the same tag group and command queue).  |
| getlb        | SPE      | Moves data from the effective address to local store using an MFC list with barrier<br>(this command and all subsequent commands with the same tag ID as this com-<br>mand are locally ordered with respect to all previously issued commands within the<br>same tag group and command queue).                                   |



## Synchronization Commands

### **MFC Synchronization Commands**

#### MFC synchronization commands

- Used to control the order in which DMA storage accesses are performed
  - Four atomic commands (getllar, putllc, putlluc, and putqlluc),
  - Three send-signal commands (sndsig, sndsigf, and sndsigb), and
  - Three barrier commands (barrier, mfcsync, and mfceieio).

| Command  | Supported By <sup>1</sup> | Description   |
|----------|---------------------------|---|
| barrier  | PPE, SPE                  | Barrier type ordering. Ensures ordering of all preceding, nonimmediate DMA com-<br>mands with respect to all commands following the barrier command within the<br>same command queue. The barrier command has no effect on the immediate DMA<br>commands: getilar, putilc, and putiluc.   |
| mfceieio | PPE, SPE                  | Controls the ordering of get commands with respect to put commands, and of get commands with respect to get commands accessing storage that is caching inhib-<br>ited and guarded. Also controls the ordering of <b>put</b> commands with respect to <b>put</b> commands accessing storage that is memory coherence required and not caching inhibited. |
| mfcsync  | PPE, SPE                  | Controls the ordering of DMA <b>put</b> and <b>get</b> operations within the specified tag group with respect to other processing units and mechanisms in the system.   |
| sndsig   | PPE, SPE                  | Update SPU Signal Notification Registers in an I/O device or another SPE.   |
| sndsigb  | PPE, SPE                  | Update SPU Signal Notification Registers in an I/O device or another SPE with bar-<br>rier.   |
| sndsigf  | PPE, SPE                  | Update SPU Signal Notification Registers in an I/O device or another SPE with<br>fence.   |

1. There is a channel (for SPEs) and/or MMIO register (for PPE) to support the operation.



## **MFC Atomic Commands**

| Command  | Supported By <sup>1</sup> | Description  |
|----------|---------------------------|--|
| getllar  | SPE                       | Get lock line and create a reservation (executed immediately).     |
| putlic   | SPE                       | Put lock line conditional on a reservation (executed immediately). |
| putlluc  | SPE                       | Put lock line unconditional (executed immediately).                |
| putqlluc | SPE                       | Put lock line unconditional (queued form).                         |

1. There is a channel to support the operation.

### **Special Notices -- Trademarks**

This document was developed for IBM offerings in the United States as of the date of publication. IBM may not make these offerings available in other countries, and the information is subject to change without notice. Consult your local IBM business contact for information on the IBM offerings available in your area. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

Information in this document concerning non-IBM products was obtained from the suppliers of these products or other public sources. Questions on the capabilities of non-IBM products should be addressed to the suppliers of those products.

IBM may have patents or pending patent applications covering subject matter in this document. The furnishing of this document does not give you any license to these patents. Send license inquires, in writing, to IBM Director of Licensing, IBM Corporation, New Castle Drive, Armonk, NY 10504-1785 USA.

All statements regarding IBM future direction and intent are subject to change or withdrawal without notice, and represent goals and objectives only.

The information contained in this document has not been submitted to any formal IBM test and is provided "AS IS" with no warranties or guarantees either expressed or implied.

All examples cited or described in this document are presented as illustrations of the manner in which some IBM products can be used and the results that may be achieved. Actual environmental costs and performance characteristics will vary depending on individual client configurations and conditions.

IBM Global Financing offerings are provided through IBM Credit Corporation in the United States and other IBM subsidiaries and divisions worldwide to qualified commercial and government clients. Rates are based on a client's credit rating, financing terms, offering type, equipment type and options, and may vary by country. Other restrictions may apply. Rates and offerings are subject to change, extension or withdrawal without notice.

IBM is not responsible for printing errors in this document that result in pricing or information inaccuracies.

All prices shown are IBM's United States suggested list prices and are subject to change without notice; reseller prices may vary.

IBM hardware products are manufactured from new parts, or new and serviceable used parts. Regardless, our warranty terms apply.

Many of the features described in this document are operating system dependent and may not be available on Linux. For more information, please check: <u>http://www.ibm.com/systems/p/software/whitepapers/linux\_overview.html</u>

Any performance data contained in this document was determined in a controlled environment. Actual results may vary significantly and are dependent on many factors including system hardware configuration and software design and configuration. Some measurements quoted in this document may have been made on development-level systems. There is no guarantee these measurements will be the same on generally-available systems. Some measurements quoted in this document may have been estimated through extrapolation. Users of this document should verify the applicable data for their specific environment.

Revised January 19, 2006



#### Special Notices (Cont.) -- Trademarks

The following terms are trademarks of International Business Machines Corporation in the United States and/or other countries: alphaWorks, BladeCenter, Blue Gene, ClusterProven, developerWorks, e business(logo), e(logo)business, e(logo)server, IBM, IBM(logo), ibm.com, IBM Business Partner (logo), IntelliStation, MediaStreamer, Micro Channel, NUMA-Q, PartnerWorld, PowerPC, PowerPC(logo), pSeries, TotalStorage, xSeries; Advanced Micro-Partitioning, eServer, Micro-Partitioning, NUMACenter, On Demand Business logo, OpenPower, POWER, Power Architecture, Power Everywhere, Power Family, Power PC, PowerPC Architecture, POWER5, POWER5+, POWER6, POWER6+, Redbooks, System p, System p5, System Storage, VideoCharger, Virtualization Engine.

A full list of U.S. trademarks owned by IBM may be found at: http://www.ibm.com/legal/copytrade.shtml.

Cell Broadband Engine and Cell Broadband Engine Architecture are trademarks of Sony Computer Entertainment, Inc. in the United States, other countries, or both.

Rambus is a registered trademark of Rambus, Inc.

XDR and FlexIO are trademarks of Rambus, Inc.

UNIX is a registered trademark in the United States, other countries or both.

Linux is a trademark of Linus Torvalds in the United States, other countries or both.

Fedora is a trademark of Redhat, Inc.

56

Microsoft, Windows, Windows NT and the Windows logo are trademarks of Microsoft Corporation in the United States, other countries or both.

Intel, Intel Xeon, Itanium and Pentium are trademarks or registered trademarks of Intel Corporation in the United States and/or other countries.

AMD Opteron is a trademark of Advanced Micro Devices, Inc.

Java and all Java-based trademarks and logos are trademarks of Sun Microsystems, Inc. in the United States and/or other countries.

TPC-C and TPC-H are trademarks of the Transaction Performance Processing Council (TPPC).

SPECint, SPECfp, SPECjbb, SPECweb, SPECjAppServer, SPEC OMP, SPECviewperf, SPECapc, SPEChpc, SPECjvm, SPECmail, SPECimap and SPECsfs are trademarks of the Standard Performance Evaluation Corp (SPEC).

AltiVec is a trademark of Freescale Semiconductor, Inc.

PCI-X and PCI Express are registered trademarks of PCI SIG.

InfiniBand<sup>™</sup> is a trademark the InfiniBand<sup>®</sup> Trade Association

Other company, product and service names may be trademarks or service marks of others.

Revised July 23, 2006



## **Special Notices - Copyrights**

(c) Copyright International Business Machines Corporation 2005. All Rights Reserved. Printed in the United Sates September 2005.

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both. IBM IBM Logo Power Architecture

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Microelectronics Division 1580 Route 52, Bldg. 504 Hopewell Junction, NY 12533-6351 The IBM home page is http://www.ibm.com The IBM Microelectronics Division home page is http://www.chips.ibm.com